Memory Controller DO[31:0] DI[31:0] GPR Env. MDRMUX IR Env. PC Env. B < MDR< 032 0311 S1MUX S2MUX S2 **S1** ALU SHIFT Env. Env. Z1 Z2 DINTMUX DINT MAR< **ADMUX** A0[31:0] **Memory Controller**

A Simplified DLX: Implementation

Guy Even and Moti Medina

School of Electrical Engineering Tel-Aviv Univ.

June 11, 2019

The World of Computers

SW Programmer

Software

Architect

HW Designer

Hardware

Reminder - Software

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data

High-level language program (in C)

(for MIPS)

Assembly language program

```
swap(int v[], int k)
{int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}


Compiler

swap:
    muli $2, $5,4
    add $2, $4,$2
    lw $15, 0($2)
    lw $16, 4($2)
```

\$16.0(\$2)

\$15. 4(\$2)


\$31



Binary machine language program (for MIPS)

Below Your Program


- Application software
 - Written in high-level language
- System software
 - Compiler: translates HLL code to machine code
 - Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources
- Hardware
 - Processor, memory, I/O controllers



Today

Implementation

DLX




Name	RTL Instruction	Active Control Outputs	Signal	Value	Semantics	condition	when does it equal 1?
Fetch	IR = M[PC]	MR, IRce	ALUf[2:0]		Controls the functionality of ALU	D1	special NOP
Decode	A = RS1,	Ace,	Rce		Register clock enable	D2	beqz, bnez
The state of the s	B = RS2	Bce,	S1sel[1:0]	00	PC		
	PC = PC + 1	S2sel[1], S2sel[0], add, PCce		01	A	D3	jalr
Alu	C = A op B	S1sel[0], Cce, active bits in ALUF[2:0]		10	В	D4	jr
TestI	C = (A rel imm)	S1sel[0], S2sel[0], Cce, test, Itype,	00 1[1 0]	11	MDR	D5	lw, sw
	3071 B. 1 S.	active bits in ALUF[2:0]	S2sel[1:0]	00 01	B IR	D6	sgti, seqi, sgei, slti, snei, slei
AluI(add)	C = A + imm	S1sel[0], S2sel[0], Cce, add, Itype		10	0	D7	addi
Shift	C = A shift sa	S1sel[0], Cce		11	1	D8	sll, srl
	sa = 1, (-1)	DINTsel, shift (,right)	DINTsel	0	ALU	D9	add, sub, and, or, xor
Adr.Comp	MAR = A + imm	S1sel[0], S2sel[0], MARce, add		1	Shifter	D10	
Load	MDR = M[MAR]	MDRce, ADsel, MR, MDRsel	MDRsel	0	DINT	D10	halt
Store	M[MAR] = MDR	ADsel, MW		1	DI		
CopyMDR2C	$C = MDR(\gg 0)$	S1sel[0], S1sel[1], S2sel[1], DINTsel, Cce	ADsel	0	PC		
CopyGPR2MDR	$MDR = B(\ll 0)$	S1sel[1], S2sel[1], DINTsel, MDRce		1	MAR		
WBR	RD = C (R-type)	GPR_WE	shift		explicit Shift-Instruction		
WBI	$RD = C ext{ (I-type)}$	GPR_WE, Itype	right		Shift to the right		
Branch	branch taken?		add		Forces an addition		
Btaken	PC = PC + imm	S2sel[0], add, PCce	test		Forces a test (in the ALU)		Memory Controller
JR	PC = A	S1sel[0], S2sel[1], add, PCce	MR		Memory Read		DI[31:0] DO[31:0]
Save PC	C = PC	S2sel[1], add, Cce	MW		Memory Write		DI[31.0] DO[31.0]
JALR	PC = A	S1sel[0], S2sel[1], add, PCce,	GPR_WE		GPR write enable		
	R31 = C	GPR_WE, jlink	itype jlink		Itype-Instruction jump and link	-	c ←
6	5 5					PC Env.	GPR Env. MDRMUX
I-type: Opco 6 R-type: Opco	5 5	16 immediate FETCH rot (xxsy) 5	busy		D1	00	S1MUX S1MUX S1MUX S1MUX S2MUX S2MUX S2MUX S2MUX S2MUX S2MUX SHIFT Env.

Memory Controller

GPR is addressed by IR


• The IR environment obtains the instruction and asserts the *Aadr, Badr, Cadr* bits to GPR.



GPR is addressed by IR

The output products of the IR:

```
\begin{aligned} & \text{Imm}[31:0](t) = sign \ extension \ of \ \text{Inst}[15:0](t) \ to \ 32 \ bits. \\ & \text{Aadr}[4:0](t) = \text{Inst}[25:21](t), \\ & \text{Badr}[4:0](t) = \text{Inst}[20:16](t), \\ & \text{Cadr}[4:0](t) = \begin{cases} 11111 & \text{if } \text{JLINK}(t) = 1, \\ \text{Inst}[20:16](t), & \text{if } \text{Itype}(t) = 1 \ and \, \text{JLINK}(t) = 0, \\ \text{Inst}[15:11](t), & \text{otherwise.} \end{cases} \end{aligned}
```



Practice the instruction execution!

For every instruction in the ISA go over its control state path. For each control state – draw on the Datapath the flow of the relevant information.

Tips:

- 1. Take the Datapath diagram, put it in a transparent nylon bag easier to draw and erase!
- 2. no need to simulate all the s*rel*i, just take one representative.
- 3. no need to simulate all the add,sub,xor,or,and take one representative.

Executing Instructions - add


 $\begin{array}{|c|c|c|c|c|} \hline Instruction & Semantics \\ \hline add RD RS1 RS2 & RD := RS1 + RS2 \\ \hline \end{array}$


type[4:1]	$2] \mid type[1]$	type[0]	$f_{type}(\vec{x}, \vec{y})$	
001	1	0	$[\vec{x}] > [\vec{y}]$	
010	0	0	$[\vec{x}] - [\vec{y}] \pmod{2^{32}}$	IR
010	1	0	$[\vec{x}] = [\vec{y}]$	
011	0	0	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$	10
011	1	0	[#] \ [#]	LUF[2:0]
100	0	0	$XOR(\vec{x}, \vec{y})$	
100	1	0	$[\vec{x}] < [\vec{y}]$	
101	0	0	$OR(\vec{x}, \vec{y})$	
101	1	0	$[\vec{x}] \neq [\vec{y}]$	
110	0	0	$AND(\vec{x}, \vec{y})$	
110	1	0	$[\vec{x}] \leq [\vec{y}]$	
***	*	1	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$	


X[31:0]		Y[31:0]	
ALU			Ì
add-sub(32)	XOR(32) OR(32) AND(32)	COMP(32)	
	32 Z[31:0]		I

IR[5 : 0]	Mnemonic	Semantics
100 011	add	RD = RS1 + RS2

Executing Instructions – beqz, jalr








Executing Instructions - slti

Instruction	Semantics
s <i>rel</i> i RD RS1 imm	RD := 1, if condition is satisfied,
	RD := 0 otherwise
if $rel = 1t$	test if $RS1 < sext(imm)$

	type[4:2]	type[1]	type[0]	$f_{type}(ec{x},ec{y})$
	001	1	0	$[\vec{x}] > [\vec{y}]$
	010	0	0	$[\vec{x}] - [\vec{y}] \pmod{2^{32}}$
	010	1	0	$[\vec{x}] = [\vec{y}]$
	011	0	0	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$
	011	1	0	$[\vec{x}] \ge [\vec{y}]$
4	100	0	0	XOR(x,y)
>	100	1	0	$[\vec{x}] < [\vec{y}]$
	101	0	0	$OR(\vec{x}, \vec{y})$
	101	1	0	$[\vec{x}] \neq [\vec{y}]$
	110	0	0	$AND(\vec{x}, \vec{y})$
	110	1	0	$[\vec{x}] \le [\vec{y}]$
1	***	*	1	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$



IR[31 : 26]	Mnemonic	Semantics
011 100	slti	RD = (RS1 < sext(imm))

Executing Instructions - sw


Load/Store	Semantics
lw RD RS1 imm	RD := M[sext(imm) + RS1]
sw RD RS1 imm	M[sext(imm)+RS1] := RD

Using a simplified datapath

EXECUTING RTL INSTRUCTIONS

Executing RTL Instructions 1

- $A \leftarrow B + A$
- $A \leftarrow B + A + 1$



Executing RTL Instructions 2

- $B \leftarrow A$
- *A* ← 1
- $A \leftarrow 2(A+B)$

