


# A Simplified DLX: Implementation



**Guy Even and Moti Medina**

School of Electrical Engineering Tel-Aviv Univ.

June 11, 2019

# The World of Computers

SW Programmer

Software

Architect

HW Designer

Hardware

# Reminder - Software

- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data

High-level  
language  
program  
(in C)

```
swap(int v[], int k)
{int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

Compiler

Assembly  
language  
program  
(for MIPS)

```
swap:
    muli $2, $5, 4
    add  $2, $4, $2
    lw   $15, 0($2)
    lw   $16, 4($2)
    sw   $16, 0($2)
    sw   $15, 4($2)
    jr   $31
```


Assembler

Binary machine  
language  
program  
(for MIPS)

```
000000001010000100000000000011000
000000000000110000001100000100001
100011000110001000000000000000000
100011001111001000000000000000100
101011001111001000000000000000000
101011000110001000000000000000100
00000011111000000000000000001000
```

# Below Your Program

- Application software
  - Written in high-level language
- System software
  - Compiler: translates HLL code to machine code
  - Operating System: service code
    - Handling input/output
    - Managing memory and storage
    - Scheduling tasks & sharing resources
- Hardware
  - Processor, memory, I/O controllers




Today




Implementation

**DLX**

# DLX Hardware




Name	RTL Instruction	Active Control Outputs	Signal	Value	Semantics	condition	when does it equal 1?
Fetch	$IR = M[PC]$	MR, IRce	ALUf[2:0]		Controls the functionality of ALU	D1	special NOP
Decode	$A = RS1$ $B = RS2$ $PC = PC + 1$	Ace, Bce, S2sel[1], S2sel[0], add, PCce	Rce		Register clock enable	D2	beqz, bnez
Alu	$C = A \text{ op } B$	S1sel[0], Cce, active bits in ALUF[2:0]	S1sel[1:0]	00 01 10 11	PC A B MDR	D3	jlr
TestI	$C = (A \text{ rel } imm)$	S1sel[0], S2sel[0], Cce, test, Itype, active bits in ALUF[2:0]	S2sel[1:0]	00 01 10 11	B IR 0 1	D4	jr
AluI(add)	$C = A + imm$	S1sel[0], S2sel[0], Cce, add, Itype	DINTsel	0 1	ALU Shifter	D5	lw, sw
Shift	$C = A \text{ shift } sa$ $sa = 1, (-1)$	S1sel[0], Cce DINTsel, shift (,right)	MDRsel	0 1	DINT DI	D6	sgti, seqi, sgei, slti, snei, slei
Adr.Comp	$MAR = A + imm$	S1sel[0], S2sel[0], MARce, add	ADsel	0 1	PC MAR	D7	addi
Load	$MDR = M[MAR]$	MDRce, ADsel, MR, MDRsel	shift		explicit Shift-Instruction	D8	sll, srl
Store	$M[MAR] = MDR$	ADsel, MW	right		Shift to the right	D9	add, sub, and, or, xor
CopyMDR2C	$C = MDR(\gg 0)$	S1sel[0], S1sel[1], S2sel[1], DINTsel, Cce	add		Forces an addition	D10	halt
CopyGPR2MDR	$MDR = B(\ll 0)$	S1sel[1], S2sel[1], DINTsel, MDRce	test		Forces a test (in the ALU)		
WBR	$RD = C$ (R-type)	GPR_WE	MR		Memory Read		
WBI	$RD = C$ (I-type)	GPR_WE, Itype	MW		Memory Write		
Branch	branch taken?		GPR_WE		GPR write enable		
Btaken	$PC = PC + imm$	S2sel[0], add, PCce	itype		Itype-Instruction		
JR	$PC = A$	S1sel[0], S2sel[1], add, PCce	jlink		jump and link		
Save PC	$C = PC$	S2sel[1], add, Cce					
JALR	$PC = A$ $R31 = C$	S1sel[0], S2sel[1], add, PCce, GPR_WE, jlink					



# GPR is addressed by IR

- The IR environment obtains the instruction and asserts the *Aadr*, *Badr*, *Cadr* bits to GPR.





# GPR is addressed by IR

- The output products of the IR:


$\text{Imm}[31:0](t) = \text{sign extension of } \text{Inst}[15:0](t) \text{ to 32 bits.}$

$\text{Aadr}[4:0](t) = \text{Inst}[25:21](t),$

$\text{Badr}[4:0](t) = \text{Inst}[20:16](t),$

$$\text{Cadr}[4:0](t) = \begin{cases} 11111 & \text{if } \text{JLINK}(t) = 1, \\ \text{Inst}[20:16](t), & \text{if } \text{Itype}(t) = 1 \text{ and } \text{JLINK}(t) = 0, \\ \text{Inst}[15:11](t), & \text{otherwise.} \end{cases}$$

I-type:



R-type:



# Practice the instruction execution!


For every instruction in the ISA go over its control state path. For each control state – draw on the Datapath the flow of the relevant information.

## Tips:

1. Take the Datapath diagram, put it in a transparent nylon bag – easier to draw and erase!
2. no need to simulate all the *sre/i*, just take one representative.
3. no need to simulate all the add,sub,xor,or,and – take one representative.

# Executing Instructions - add

Instruction	Semantics
add RD RS1 RS2	$RD := RS1 + RS2$



$type[4:2]$	$type[1]$	$type[0]$	$f_{type}(\vec{x}, \vec{y})$
001	1	0	$[\vec{x}] > [\vec{y}]$
010	0	0	$[\vec{x}] - [\vec{y}] \pmod{2^{32}}$
010	1	0	$[\vec{x}] = [\vec{y}]$
011	0	0	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$
011	1	0	$[\vec{x}] \geq [\vec{y}]$
100	0	0	$XOR(\vec{x}, \vec{y})$
100	1	0	$[\vec{x}] < [\vec{y}]$
101	0	0	$OR(\vec{x}, \vec{y})$
101	1	0	$[\vec{x}] \neq [\vec{y}]$
110	0	0	$AND(\vec{x}, \vec{y})$
110	1	0	$[\vec{x}] \leq [\vec{y}]$
***	*	1	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$

IR[5:0]	Mnemonic	Semantics
100 011	add	$RD = RS1 + RS2$

ALUF[2:0]

# Executing Instructions – beqz, jalr

Instruction	Semantics
beqz RS1 imm	PC = PC + 1 + sext(imm), if RS1 = 0 PC = PC + 1, if RS1 ≠ 0
bnez RS1 imm	PC = PC + 1, if RS1 = 0 PC = PC + 1 + sext(imm), if RS1 ≠ 0
jr RS1	PC = RS1
jalr RS1	R31 = PC+1; PC = RS1


000 100  
000 101

||

beqz  
bnez

Inst[26]


$bt = AEQZ \oplus Inst[26]$



# Executing Instructions - slti

Instruction	Semantics
<i>srel</i> i RD RS1 imm	RD := 1, if condition is satisfied, RD := 0 otherwise
if <i>rel</i> = 1t	test if RS1 < sext(imm)

$type[4:2]$	$type[1]$	$type[0]$	$f_{type}(\vec{x}, \vec{y})$
001	1	0	$[\vec{x}] > [\vec{y}]$
010	0	0	$[\vec{x}] - [\vec{y}] \pmod{2^{32}}$
010	1	0	$[\vec{x}] = [\vec{y}]$
011	0	0	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$
011	1	0	$[\vec{x}] \geq [\vec{y}]$
100	0	0	$XOR(\vec{x}, \vec{y})$
100	1	0	$[\vec{x}] < [\vec{y}]$
101	0	0	$OR(\vec{x}, \vec{y})$
101	1	0	$[\vec{x}] \neq [\vec{y}]$
110	0	0	$AND(\vec{x}, \vec{y})$
110	1	0	$[\vec{x}] \leq [\vec{y}]$
***	*	1	$[\vec{x}] + [\vec{y}] \pmod{2^{32}}$



IR[31 : 26]	Mnemonic	Semantics
011 100	slti	RD = (RS1 < sext(imm))

# Executing Instructions - sw


Load/Store	Semantics
lw RD RS1 imm	$RD := M[\text{sext}(\text{imm}) + RS1]$
sw RD RS1 imm	$M[\text{sext}(\text{imm}) + RS1] := RD$

Using a simplified datapath

# **EXECUTING RTL INSTRUCTIONS**

# Executing RTL Instructions 1

- $A \leftarrow B + A$
- $A \leftarrow B + A + 1$





# Executing RTL Instructions 2

- $B \leftarrow A$
- $A \leftarrow 1$
- $A \leftarrow 2(A + B)$

